UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/524,203	02/10/2005	Hiroaki Ozeki	MAT-8657US	9927	
23122 RATNERPRE	7590 10/16/2007 STIA	•	EXAMINER ,		
P O BOX 980			TIMORY,	TIMORY, KABIR A	
VALLEY FOR	RGE, PA 19482-0980		ART UNIT	PAPER NUMBER	
			2611		
		•	MAIL DATE	DELIVERY MODE	
			10/16/2007	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

			J			
•	Application No.	Applicant(s)				
	10/524,203	OZEKI ET AL.				
Office Action Summary	Examiner	Art Unit				
	Kabir A. Timory	2611				
The MAILING DATE of this communication a	1		ss			
Period for Reply		•				
A SHORTENED STATUTORY PERIOD FOR REF WHICHEVER IS LONGER, FROM THE MAILING  - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory perioder in Failure to reply within the set or extended period for reply will, by state Any reply received by the Office later than three months after the main earned patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUN 1.136(a). In no event, however, may a od will apply and will expire SIX (6) MC tute, cause the application to become A	ICATION.  a reply be timely filed  ONTHS from the mailing date of this commus BANDONED (35 U.S.C. § 133).	:			
Status						
1) Responsive to communication(s) filed on 10	February 2005.		,			
2a) ☐ This action is <b>FINAL</b> . 2b) ☑ Th	nis action is non-final.		•			
3) Since this application is in condition for allow	vance except for formal ma	lters, prosecution as to the me	erits is			
closed in accordance with the practice under	r <i>Ex parte Quayl</i> e, 1935 C.l	D. 11, 453 O.G. 213.				
Disposition of Claims						
4)⊠ Claim(s) <u>1-9</u> is/are pending in the application	٦.					
4a) Of the above claim(s) is/are withdo	rawn from consideration.					
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>1-9</u> is/are rejected.						
7) Claim(s) is/are objected to.						
8) Claim(s) are subject to restriction and	l/or election requirement.					
Application Papers		,				
9)☐ The specification is objected to by the Exami	ner.					
10)⊠ The drawing(s) filed on 10 February 2005 is/a	0)⊠ The drawing(s) filed on <u>10 February 2005</u> is/are: a)□ accepted or b)⊠ objected to by the Examiner.					
Applicant may not request that any objection to the	ne drawing(s) be held in abeya	ance. See 37 CFR 1.85(a).				
Replacement drawing sheet(s) including the corre		• • •	` '			
11) ☐ The oath or declaration is objected to by the	Examiner. Note the attache	ed Office Action or form PTO-1	<b>52</b> .			
Priority under 35 U.S.C. § 119						
12)⊠ Acknowledgment is made of a claim for foreion a)⊠ All b)□ Some * c)□ None of:	gn priority under 35 U.S.C.	§ 119(a)-(d) or (f).				
1. Certified copies of the priority docume	nts have been received.	•				
2. Certified copies of the priority docume	nts have been received in	Application No				
3. Copies of the certified copies of the pr	iority documents have beer	n received in this National Stag	ge			
application from the International Bure	, , , , , , , , , , , , , , , , , , , ,					
* See the attached detailed Office action for a li	st of the certified copies no	t received.				
Attachment(s)  1) X Notice of References Cited (PTO-892)	4\ 🖂 Intonvious	Summary (PTO-413)				
2) D Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No	(s)/Mail Date				
3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date <u>2/10/2005</u> .	5)	Informal Patent Application				
. apar rialahinan anto mitaraga.	رة	<del></del> ·				

Art Unit: 2611

**DETAILED ACTION** 

Page 2

**Drawings** 

1. Figure 5 should be designated by a legend such as --Prior Art-- because only that which is old is illustrated. See MPEP § 608.02(g). Corrected drawings in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. The replacement sheet(s) should be labeled "Replacement Sheet" in the page header (as per 37 CFR 1.84(c)) so as not to obstruct any portion of the drawing figures. If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

2. The drawings are objected to because there are no labels for blocks 3, 4, and 21 in figure 4A and for blocks 2, 3, 4, and 22 in figure 4B. These blocks need to have descriptive labels under 37 CFR 1.84(n) and 1.84(o). For example, "frequency divider" may be used for the label of block 4 of figure 4A.

Art Unit: 2611

# Claim Rejections - 35 USC § 103

Page 3

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

4. Claims 1-9 are rejected under 35 U.S.C. 103(a) as being unpatentable over Applicant's Admitted Prior Art (AAPA) (figure 5, specification, page 1, lines 10-27, and page 2, lines 1-2) over Birkett et al. (US Pub Number 2003/0219067).

# Regarding claim 1:

As shown in figure 5, AAPA a digital signal receiver comprising:

- a reference signal generator (101 in figure 5) for generating a first reference signal (specification, page 1, lines 10-27, and page 2, lines 1-2);
- a base band transform circuit (108 in figure 5) for converting a first high-frequency signal with digital modulation into a base band signal with using the first reference signal (specification, page 1, lines 10-27, and page 2, lines 1-2); and
- a digital demodulator (110 in figure 5) to demodulate a signal output from the base band transform circuit with using the signal output from the frequency multiplier as a reference signal (specification, page 1, lines 10-27, and page 2, lines 1-2).

Art Unit: 2611

AAPA et al. discloses all of the subject matter as described above except for specifically teaching a frequency divider to divide the first reference signal; a frequency multiplier to multiply a frequency of a signal output from the frequency divider.

However, Birkett et al. in the same field of endeavor, teaches a frequency divider to divide the first reference signal; a frequency multiplier to multiply a frequency of a signal output from the frequency divider (116, 108 in figure 4, paragraph 0026, lines 7-24).

One of ordinary skill in the art would have clearly recognized that phase-locked loop frequency synthesizers make use of frequency dividers to generate a frequency that is a multiple of a reference frequency. In digital communication system, frequency dividers are used along with filters and multipliers to produce signals such that any difference between the inputs to the multiplier results in a proportional signal being output from the filter until a steady state output is produced. Also, using frequency divider, a filter and a multiplier reduce the noise level in the system. In order reduce the noise level due to the high power, it would have been obvious to one ordinary skill in the art at the time the invention was made to use frequency divider, a filter and a multiplier as taught by Birkett et al. in up / down conversion circuitry for radio transceiver. By doing so, we can reduce the amount of noise level in the system and also we can produce an output signal proportional to the reference signal.

#### Regarding claim 2:

AAPA et al. further discloses a frequency converter (102 in figure 5) for receiving a second high-frequency signal modulated by the digital signal and converting a

frequency of the second high-frequency signal to generate the first high-frequency signal (specification, page 1, lines 10-27, and page 2, lines 1-2).

# Regarding claim 3:

AAPA et al. further discloses wherein the frequency converter converts the second high-frequency signal into the first high-frequency signal with using the first reference signal (specification, page 1, lines 10-27, and page 2, lines 1-2).

# Regarding claim 4:

AAPA et al. further discloses wherein the first high-frequency signal is modulated by the digital signal by Orthogonal Frequency Division Multiplexing system (110 in figure 5), and the digital demodulator comprises an Orthogonal Frequency Division Multiplexing demodulator (specification, page 1, lines 10-27, and page 2, lines 1-2).

#### Regarding claim 5:

AAPA et al. further discloses wherein the base band transform circuit comprises an orthogonal base band transform circuit (108 in figure 5) operable to convert the first high-frequency signal into a first base band signal and a second base band signal orthogonal each other and output the first base band signal and the second base band signal (specification, page 1, lines 10-27, and page 2, lines 1-2).

### Regarding claim 6:

AAPA et al. further discloses wherein the orthogonal base band transform circuit includes a 90°-phase shifter for shifting a phase of the first reference signal by 90 degrees (base-band orthogonal transform circuit is interpreted to generate signal which are shifted 90 degree from each other such as I and Q signal) (108 in figure 5), a first mixer (102 in figure 5) for mixing the first reference signal with the first high-frequency signal to convert the first high-frequency signal into the first base band signal, and a second mixer (108 in figure 5) for mixing the second reference signal with the first high-frequency signal to convert the first high-frequency signal into the second base band signal (specification, page 1, lines 10-27, and page 2, lines 1-2).

### Regarding claim 7:

AAPA et al. discloses all of the subject matter as described above except for specifically teaching a device including the frequency divider and at least one of the base band transform circuit and the frequency converter.

However, Birkett et al. in the same field of endeavor, teaches a device including the frequency divider and at least one of the base band transform circuit and the frequency converter (116, 108 in figure 4, paragraph 0026, lines 7-24).

One of ordinary skill in the art would have clearly recognized that phase-locked loop frequency synthesizers make use of frequency dividers to generate a frequency that is a multiple of a reference frequency. In digital communication system, frequency dividers are used along with filters and multipliers to produce signals such that any difference between the inputs to the multiplier results in a proportional signal being output from the filter until a steady state output is produced. Also, using frequency divider, a filter and a multiplier reduce the noise level in the system. In order reduce the noise level due to the high power, it would have been obvious to one ordinary skill in the

art at the time the invention was made to use frequency divider, a filter and a multiplier as taught by Birkett et al. in up / down conversion circuitry for radio transceiver. By doing so, we can reduce the amount of noise level in the system and also we can produce an output signal proportional to the reference signal.

# Regarding claim 8:

AAPA et al. further discloses a device including the digital demodulator (110 in figure 5) and the frequency multiplier (109 in figure 5).

# Regarding claim 9:

AAPA et al. discloses all of the subject matter as described above except for specifically teaching a low-pass filter for receiving a signal output from the frequency divider and outputting a signal to the frequency multiplier.

However, Birkett et al. in the same field of endeavor, teaches a low-pass filter (112 in figure 4) for receiving a signal output from the frequency divider (116 in figure 5) and outputting a signal to the frequency multiplier (108 in figure 4) (112, 116, 108 in figure 4, paragraph 0026, lines 7-24).

One of ordinary skill in the art would have clearly recognized that phase-locked loop frequency synthesizers make use of frequency dividers to generate a frequency that is a multiple of a reference frequency. In digital communication system, frequency dividers are used along with filters and multipliers to produce signals such that any difference between the inputs to the multiplier results in a proportional signal being output from the filter until a steady state output is produced. Also, using frequency divider, a filter and a multiplier reduce the noise level in the system. In order reduce the

Art Unit: 2611

noise level due to the high power, it would have been obvious to one ordinary skill in the art at the time the invention was made to use frequency divider, a filter and a multiplier as taught by Birkett et al. in up / down conversion circuitry for radio transceiver. By doing so, we can reduce the amount of noise level in the system and also we can produce an output signal proportional to the reference signal.

#### Conclusion

5. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Kaneko et al. (US Patent Number 60090730) discloses a method for transmitting an orthogonal frequency division multiplex signal, apparatus for transmitting the signal and apparatus for receiving the signal, Kunieda et al. (US Patent Number 5726974) discloses receiving circuit having a frequency compensated local oscillation circuit, and Peterzell et al. (US Patent Number 6960962) discloses a local oscillator leakage control in direct conversion processes.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Kabir A. Timory whose telephone number is 571-270-1674. The examiner can normally be reached on 6:30 AM - 3:00 PM Monday-Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Shuwang Liu can be reached on 571-272-3036. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2611

Page 9

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Kabir A. Timory October 3, 2007

> SHUWANG LIU SUPERVISORY PATENT EXAMINER

Showay Tim